



WWW.ITAG.COM



Why do we need to test?

Simplified statement:

If the parts on a board are connected according to the design – the board should work.

Assumption:

Design is right Components are OK

Conclusion:

Testing the interconnections should be sufficient to detect a great deal of bad boards.

Copyright 2011, JTAG Technologies ©

december '1

...We are boundary-scan.

WWW.ITAG.COM



Test methods

• Functional Test

Checks every function of the board (interconnects are implicitly tested)


• Structural Test


Checks the structure of the board (i.e. interconnects, device orientation, device values etc.)


Copyright 2011, JTAG Technologies ©


december '11


...We *are* boundary-scan.


































































































WWW.JTAG.COM



BSDL File

Real Boundary-scan devices come with a BSDL file

This file describes the behavior of the device in Bscan-mode BSDL = Boundary Scan Description Language

BSDL files can be obtained from the device supplier

Example:

Altera: www.altera.com/download/board-layout-test/bsdl/bsdl.html

Xilinx: www.xilinx.com/isp/bsdl/bsdl.htm
Intel: <a href="https://doi.org/doi.or

Copyright 2011, JTAG Tea

ecember '11

..We are boundary-scan.